


<b>Name:</b> Roopa S.	<b>Photo:</b>
<b>Qualification:</b> M.Tech	
<b>Designation:</b> Assistant Professor	
<b>Department :</b> Electrical & Electronics Engineering	
<b>Membership :</b>  ISTE - LM76810  IEI - AM162778-6	<b>Publication:</b>  “Fully Pipelined Baseline JPEG Encoder For Real Time Applications Using FPGA”, Proceedings of National Conference on Convergence of signal processing, communication and VLSI Design, SDM College of Engineering, Dharwad, 13 <sup>th</sup> and 14 <sup>th</sup> August 2010
<b>Mobile No. :</b> 8892501724	<b>Subjects Taught:</b>
<b>Email- id :</b> roopa.s@cittumkur.org	1. Digital Signal Processing 2. Linear IC'S and Applications 3. Analog electronic circuits 4. Logic Design 5. Control system
<b>Technical skills:</b> Matlab programming	