<table>
<tr><td>Name: Roopa S.</td><td rowspan="3">Photo:<br>  </td></tr>
<tr><td>Qualification: M.Tech</td></tr>
<tr><td>Designation: Assistant Professor</td></tr>
<tr><td>Department : Electrical & Electronics Engineering</td><td>Research Interests:<br><br>Image Processing</td></tr>
<tr><td>Membership :<br><br>ISTE - LM76810<br><br>IEI - AM162778-6</td><td>Publication:<br><br>“Fully Pipelined Baseline JPEG Encoder For Real Time Applications Using FPGA”, Proceedings of National Conference on Convergence of signal processing, communication and VLSI Design, SDM College of Engineering, Dharwad, 13th and 14th August 2010</td></tr>
<tr><td>Mobile No. : 8892501724</td><td rowspan="3">Subjects Taught:<br><br>1. Digital Signal Processing<br>2. Linear IC’S and Applications<br>3. Analog electronic circuits<br>4. Logic Design<br>5. Control system</td></tr>
<tr><td>Email- id : roopa.s@cittumkur.org</td></tr>
<tr><td>Technical skills:<br>Matlab programming</td></tr>
</table>